## Amendments to the Claims

This listing of claims will replace all prior versions and listings of claims in the application.

Claim 1 (previously presented): A method for generating at least one instruction for execution by a central processing unit, the method comprising the steps of:

receiving a misaligned instruction address;

causing an exception in response to said misaligned instruction address; and

executing, in response to said exception, an exception handling routine that includes the steps of

transforming data into at least one instruction for execution by the central processing unit,

storing said at least one instruction into memory at a first address,

loading said first address into a program counter register of said central processing unit, and

returning from execution of said exception handling routine to execute said at least one instruction stored at said first address.

Claim 2 (canceled)

Claim 3 (previously presented): The method of claim 1, wherein said executing step comprises the step of:

using said misaligned instruction address to form said at least one instruction.

Claim 4 (previously presented): The method of claim 1, wherein said executing step further comprises a step prior to said returning step of:

performing the operations necessary to clear an exception flag and put said central processing unit into its previous execution mode.

Claim 5 (previously presented): The method of claim 1, wherein said executing step further comprises:

transforming said misaligned instruction address into an address where data is stored.

Claim 6 (previously presented): The method of claim 1, wherein said transforming data step is selected from the group consisting of: decompressing a compressed instruction, decrypting an encrypted instruction, decoding a macro instruction, and transforming a non-native instruction into said at least one instruction.

Claim 7 (original): The method of claim 5, wherein said transforming said misaligned instruction address step is selected from the group consisting of: using the misaligned instruction address, adding an offset to the misaligned instruction address and using a lookup table.

Claim 8 (currently amended): A computer readable medium having digital information stored thereon, the digital information defining executable computer program logic, wherein the executable computer program logic, when executed, causes a processor to perform the steps of:

receiving a misaligned instruction address;

generating an exception; and

executing, in response to said exception, an exception handling routine that includes the steps of

transforming data into at least one instruction,

storing said at least one instruction into memory at a first address,

loading said first address into a program counter register of said eentral processor, and

returning from execution of said exception handling routine to execute said at least one instruction stored at said first address.

Claim 9 (canceled)

Claim 10 (previously presented): The computer readable medium of claim 8, wherein said executing step comprises the step of:

using said misaligned instruction address to form said at least one instruction.

Claim 11 (currently amended): The computer readable medium of claim 8, wherein said executing step further comprises a step prior to said returning step of:

performing the operations necessary to clear an exception flag and put said eentral processing unit processor into its previous execution mode.

Claim 12 (previously presented): The computer readable medium of claim 8, wherein said executing step further comprises:

transforming said misaligned instruction address into an address where data is stored.

Claim 13 (previously presented): The computer readable medium of claim 8, wherein said transforming data step is selected from the group consisting of: decompressing a compressed instruction, decrypting an encrypted instruction, decoding a macro instruction, and transforming a non-native instruction into said at least one instruction.

Claim 14 (original): The computer readable medium of claim 12, wherein said transforming said misaligned instruction address step is selected from the group consisting of: using the misaligned instruction address, adding an offset to the misaligned instruction address, and using a lookup table.

Claim 15 (currently amended): An apparatus for generating valid processor instructions, comprising:

means for receiving a misaligned instruction address;

means for generating an exception in response to said misaligned instruction address; means for transforming data into at least one instruction in response to said exception; means for storing said at least one instruction into memory at a first address;

means for loading said first address into a program counter register of said central processing unit a processor; and

means for returning from execution of an exception handling routine to execute said at least one instruction stored at said first address.

Claim 16 (canceled)

Claim 17 (canceled)

Claim 18 (previously presented): The apparatus of claim 15, wherein said transforming data means comprises:

means for using said misaligned instruction address to form said at least one instruction.

Claim 19 (previously presented): The apparatus of claim 15, wherein said transforming data means comprises:

means for transforming said misaligned instruction address into a memory address and for using said memory address to fetch said at least one instruction from memory.

Claim 20 (previously presented): A computer system, comprising:

a processor;

a memory, coupled to said processor; and

sequences of instructions stored in said memory which, when executed, cause said processor to:

execute an exception handling routine in response to a misaligned instruction address that

transforms data stored in said memory into at least one instruction,
stores said at least one instruction into said memory at a first address,
loads said first address into a program counter register of said processor, and
returns from execution of said exception handling routine to execute said at
least one instruction stored at said first address.

Claim 21 (previously presented): The apparatus of claim 15, wherein said transforming data means decompresses a compressed instruction.

Claim 22 (previously presented): The apparatus of claim 15, wherein said transforming data means decrypts an encrypted instruction.

Atty. Dkt. No. 1778.0180000 (0106.00US)

Claim 23 (previously presented): The apparatus of claim 15, wherein said transforming data means decodes a macro instruction.

Claim 24 (previously presented): The apparatus of claim 15, wherein said transforming data means transforms a non-native instruction into said at least one instruction.

Claim 25 (previously presented): The computer system of claim 20, wherein said data is transformed into at least one instruction by decompressing a compressed instruction.

Claim 26 (previously presented): The computer system of claim 20, wherein said data is transformed into at least one instruction by decrypting an encrypted instruction.

Claim 27 (previously presented): The computer system of claim 20, wherein said data is transformed into at least one instruction by decoding a macro instruction.

Claim 28 (previously presented): The computer system of claim 20, wherein said data is transformed into at least one instruction by transforming a non-native instruction into said at least one instruction.